CCS C Software and Maintenance Offers
FAQFAQ   FAQForum Help   FAQOfficial CCS Support   SearchSearch  RegisterRegister 

ProfileProfile   Log in to check your private messagesLog in to check your private messages   Log inLog in 

CCS does not monitor this forum on a regular basis.

Please do not post bug reports on this forum. Send them to CCS Technical Support

70 MIPS & PIC24EP512GP806

 
Post new topic   Reply to topic    CCS Forum Index -> General CCS C Discussion
View previous topic :: View next topic  
Author Message
cfernandez



Joined: 18 Oct 2003
Posts: 145

View user's profile Send private message

70 MIPS & PIC24EP512GP806
PostPosted: Sun Apr 22, 2012 4:44 pm     Reply with quote

Hi,

I want use the PIC24EP512GP806 in 70MIPS but I not found the right fuse configuration for this.

Is possible that anybody send me examples use the Internal Osc and External Osc.

Is very important for a new project.

I test this configuration:
Code:

#include <24EP512GP806.h>
#device *=16
#device adc=8
//#device PSV=16
//#device nested_interrupts=TRUE

#if __DEBUG__
    #device PASS_STRINGS=IN_RAM
#endif

#fuses PUT128                   // Power On Reset Timer value 128ms
#fuses WDT                      // Watch Dog Timer
#fuses WINDIS                   // Watch Dog Timer in non-Window mode
#fuses WPRES32                  // Watch Dog Timer PreScalar 1:32
#fuses WPOSTS15                 // Watch Dog Timer PostScalar 1:16384

//#define __INTERNAL_RC__

#ifdef __INTERNAL_RC__
    #fuses NOIESO                   // Internal External Switch Over mode disabled
    #fuses OSCIO                    // OSC2 is general purpose output
    #fuses FRC_PLL                  // Internal Fast RC oscillator with PLL
    #fuses CKSFSM                   // Clock Switching is enabled, fail Safe clock monitor is enabled
#else
    #fuses NOOSCIO                  // OSC2 is clock output
    #fuses XT                       // Crystal osc <= 4mhz for PCM/PCH , 3mhz to 10 mhz for PCD
    #fuses PR_PLL                   // Primary Oscillator with PLL
    #fuses CKSFSM                   // Clock Switching is enabled, fail Safe clock monitor is enabled
#endif
#fuses NOJTAG                     // JTAG disabled
//#fuses NORBS                    // No Boot RAM defined
//#fuses NORSS                    // No secure segment RAM
//#fuses NOSSS                    // No secure segment
//#fuses NOWRTSS                  // Secure segment not write protected
//#fuses PROTECT_HIGH             // General Segment Code Protect High Security
//#fuses NOWRT                    // Program memory not write protected


#ifdef __INTERNAL_RC__
    #use delay( clock=120000000, type=INTERNAL, LOCK )
#else
    #use delay( clock=120000000, crystal=10000000, LOCK )
#endif

But if I put clock=140Mhz for obtain 70Mips the compiler send me a Error !!!

Thanks & Regards,
Display posts from previous:   
Post new topic   Reply to topic    CCS Forum Index -> General CCS C Discussion All times are GMT - 6 Hours
Page 1 of 1

 
Jump to:  
You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot vote in polls in this forum


Powered by phpBB © 2001, 2005 phpBB Group