CCS C Software and Maintenance Offers
FAQFAQ   FAQForum Help   FAQOfficial CCS Support   SearchSearch  RegisterRegister 

ProfileProfile   Log in to check your private messagesLog in to check your private messages   Log inLog in 

CCS does not monitor this forum on a regular basis.

Please do not post bug reports on this forum. Send them to CCS Technical Support

Can CPLD be used to construct a clocked serial port for PIC

 
Post new topic   Reply to topic    CCS Forum Index -> General CCS C Discussion
View previous topic :: View next topic  
Author Message
nurquhar



Joined: 05 Aug 2006
Posts: 149
Location: Redditch, UK

View user's profile Send private message Visit poster's website

Can CPLD be used to construct a clocked serial port for PIC
PostPosted: Fri Nov 09, 2007 6:26 am     Reply with quote

In thinking about my project described in http://www.ccsinfo.com/forum/viewtopic.php?t=32649 and I am wonder about CPLD's.

Could a CPLD be used to construct a high speed parallel to serial driver for the MAX6974 ? Essentiial it would need an 8 bit bus loaded FIFO buffer linked to a shift reg. Realy its simple synchronous serial port that could be run at a speed upto 31Mhz. Does anyone who knows about CPLD's know if what I describe might be possible ?

My other option might be to try stick a FIFO buffer chip on the front of a Shift Reg logic chip.
Ttelmah
Guest







PostPosted: Fri Nov 09, 2007 9:11 am     Reply with quote

Of course this could be done in a CPLD. It is not even terribly fast for most devices, or requiring that many gates.
The problem would actually be finding a small enough device, that you are not wasting 99% of it!...
Seriously though, if you have a CPLD, and this is all you are using it for this, then why not get rid of the PIC?. Complete PIC 'cores' are readily available to put into a CPLD device, and you could modify one to have the parallel output register directly mapped.

Best Wishes
nurquhar



Joined: 05 Aug 2006
Posts: 149
Location: Redditch, UK

View user's profile Send private message Visit poster's website

PostPosted: Fri Nov 09, 2007 11:05 am     Reply with quote

Wow, a PIC in CPLD. Surprised Do I understand this correctly, I could have a say a 16F876A and a PLD all in the same chip ? Things in the PLD world have certainly moved on since I last used them 15 odd years ago for the trival task of address decoding on a 68K SBC. Can you suggest a manufacture/device I should start my researching from? Question
Ttelmah
Guest







PostPosted: Fri Nov 09, 2007 3:40 pm     Reply with quote

Do a web search for 'opencores'. There are several open source PIC cores available, which will run directly in something like a Xilinx FPGA.
Look for the PPX16 core, which is a basic PIC16 core, with only a few basic peripherals. However the speeds make the standard PIC look so slow. In the Xilinx devices, you can be talking over 40mips...
Seriously the biggest change in recent years, has been the disappearance of small FPGA devices. Twenty years ago, there were small chips like the PALs. Though a few of these still exist, in the same size package now, and usually for lower cost, there are programmable logic devices with 10000 gates, versus the couple of hundred in the typical PAL. Even 15years ago, processor cores were available, but the FPGAs needed were quite large. Now quite complex cores can fit in fairly 'routine' devices. There are complete 16bit processor cores for some of the slightly larger arrays!...

Best Wishes
Display posts from previous:   
Post new topic   Reply to topic    CCS Forum Index -> General CCS C Discussion All times are GMT - 6 Hours
Page 1 of 1

 
Jump to:  
You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot vote in polls in this forum


Powered by phpBB © 2001, 2005 phpBB Group